JPS5969948A - マスタ−スライス型半導体集積回路 - Google Patents

マスタ−スライス型半導体集積回路

Info

Publication number
JPS5969948A
JPS5969948A JP57179955A JP17995582A JPS5969948A JP S5969948 A JPS5969948 A JP S5969948A JP 57179955 A JP57179955 A JP 57179955A JP 17995582 A JP17995582 A JP 17995582A JP S5969948 A JPS5969948 A JP S5969948A
Authority
JP
Japan
Prior art keywords
semiconductor integrated
integrated circuit
resistance region
diffused resistance
master slice
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57179955A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6361778B2 (en]
Inventor
Fumitaka Asami
文孝 浅見
Osamu Takagi
治 高木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57179955A priority Critical patent/JPS5969948A/ja
Priority to EP83306176A priority patent/EP0106660B1/en
Priority to DE8383306176T priority patent/DE3380383D1/de
Priority to CA000438823A priority patent/CA1213074A/en
Priority to IE2429/83A priority patent/IE55821B1/en
Priority to KR1019830004887A priority patent/KR860000409B1/ko
Publication of JPS5969948A publication Critical patent/JPS5969948A/ja
Priority to US06/913,583 priority patent/US4750027A/en
Publication of JPS6361778B2 publication Critical patent/JPS6361778B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP57179955A 1982-10-15 1982-10-15 マスタ−スライス型半導体集積回路 Granted JPS5969948A (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP57179955A JPS5969948A (ja) 1982-10-15 1982-10-15 マスタ−スライス型半導体集積回路
EP83306176A EP0106660B1 (en) 1982-10-15 1983-10-12 Master slice semiconductor device
DE8383306176T DE3380383D1 (en) 1982-10-15 1983-10-12 Master slice semiconductor device
CA000438823A CA1213074A (en) 1982-10-15 1983-10-12 Master slice semiconductor device
IE2429/83A IE55821B1 (en) 1982-10-15 1983-10-14 Master slice semiconductor device
KR1019830004887A KR860000409B1 (ko) 1982-10-15 1983-10-15 마스터 슬라이스 반도체장치
US06/913,583 US4750027A (en) 1982-10-15 1986-09-30 Master slice semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57179955A JPS5969948A (ja) 1982-10-15 1982-10-15 マスタ−スライス型半導体集積回路

Publications (2)

Publication Number Publication Date
JPS5969948A true JPS5969948A (ja) 1984-04-20
JPS6361778B2 JPS6361778B2 (en]) 1988-11-30

Family

ID=16074878

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57179955A Granted JPS5969948A (ja) 1982-10-15 1982-10-15 マスタ−スライス型半導体集積回路

Country Status (7)

Country Link
US (1) US4750027A (en])
EP (1) EP0106660B1 (en])
JP (1) JPS5969948A (en])
KR (1) KR860000409B1 (en])
CA (1) CA1213074A (en])
DE (1) DE3380383D1 (en])
IE (1) IE55821B1 (en])

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4727493A (en) * 1984-05-04 1988-02-23 Integrated Logic Systems, Inc. Integrated circuit architecture and fabrication method therefor
DE3585756D1 (de) * 1984-07-02 1992-05-07 Fujitsu Ltd Halbleiterschaltungsanordnung in hauptscheibentechnik.
JPS61111576A (ja) * 1984-10-13 1986-05-29 Fujitsu Ltd 半導体装置
US4864381A (en) * 1986-06-23 1989-09-05 Harris Corporation Hierarchical variable die size gate array architecture
US4922441A (en) * 1987-01-19 1990-05-01 Ricoh Company, Ltd. Gate array device having a memory cell/interconnection region
JPH0815210B2 (ja) * 1987-06-04 1996-02-14 日本電気株式会社 マスタスライス方式集積回路
US5053993A (en) * 1987-06-08 1991-10-01 Fujitsu Limited Master slice type semiconductor integrated circuit having sea of gates
JPS6424443A (en) * 1987-07-21 1989-01-26 Nec Corp Gate array
JPH01274512A (ja) * 1988-04-27 1989-11-02 Hitachi Ltd 半導体論理装置
US4933576A (en) * 1988-05-13 1990-06-12 Fujitsu Limited Gate array device having macro cells for forming master and slave cells of master-slave flip-flop circuit
JP2666807B2 (ja) * 1988-06-16 1997-10-22 富士通株式会社 集積回路パターンの形成方法
JPH0229124A (ja) * 1988-07-19 1990-01-31 Toshiba Corp スタンダードセル
US4978633A (en) * 1989-08-22 1990-12-18 Harris Corporation Hierarchical variable die size gate array architecture
US5214657A (en) * 1990-09-21 1993-05-25 Micron Technology, Inc. Method for fabricating wafer-scale integration wafers and method for utilizing defective wafer-scale integration wafers
JP3420694B2 (ja) * 1996-12-27 2003-06-30 株式会社東芝 スタンダードセル方式の集積回路
TW392307B (en) * 1998-01-13 2000-06-01 Mitsubishi Electric Corp A method of the manufacture and the setup of the semiconductor apparatus
JP2004221231A (ja) * 2003-01-14 2004-08-05 Nec Electronics Corp レイアウトパターン生成のための装置と方法、及びそれを用いた半導体装置の製造方法
JP2007071823A (ja) * 2005-09-09 2007-03-22 Sharp Corp 受光素子ならびにそれを備えたセンサおよび電子機器

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3312871A (en) * 1964-12-23 1967-04-04 Ibm Interconnection arrangement for integrated circuits
GB1440512A (en) * 1973-04-30 1976-06-23 Rca Corp Universal array using complementary transistors
US4161662A (en) * 1976-01-22 1979-07-17 Motorola, Inc. Standardized digital logic chip
JPS5925260A (ja) * 1982-08-02 1984-02-09 Fujitsu Ltd 半導体装置

Also Published As

Publication number Publication date
KR860000409B1 (ko) 1986-04-17
KR840006560A (ko) 1984-11-30
US4750027A (en) 1988-06-07
IE55821B1 (en) 1991-01-30
EP0106660A3 (en) 1986-02-12
IE832429L (en) 1984-04-15
EP0106660B1 (en) 1989-08-09
JPS6361778B2 (en]) 1988-11-30
CA1213074A (en) 1986-10-21
DE3380383D1 (en) 1989-09-14
EP0106660A2 (en) 1984-04-25

Similar Documents

Publication Publication Date Title
JPS5969948A (ja) マスタ−スライス型半導体集積回路
US4668972A (en) Masterslice semiconductor device
EP0006958B1 (en) Complementary mis-semiconductor integrated circuits
US5341049A (en) Integrated circuit having alternate rows of logic cells and I/O cells
JPH02234469A (ja) Ｃａｄによってレイアウトされた２金属層集積回路ゲート・アレイ
US4701777A (en) Gate array type semiconductor integrated circuit device
US7747976B2 (en) Semiconductor cell with power layout not contacting sides of its rectangular boundary and semiconductor circuit utilizing semiconductor cells
JPH05308136A (ja) マスタスライス集積回路
JPS59177944A (ja) 半導体集積回路装置
JPH0434307B2 (en])
JPH0120536B2 (en])
USH512H (en) Automated universal array
KR100390203B1 (ko) 반도체 집적회로 장치
EP1009031B1 (en) Semiconductor integrated circuit device and method of producing the same
JPS59163836A (ja) 半導体集積回路
JPH10107152A (ja) 集積回路装置とその電源配線形成法
JPH0230163A (ja) マスタスライス型半導体集積回路装置およびその製造方法
JPS60123042A (ja) 半導体集積回路
JPS5860561A (ja) 半導体集積回路装置
JP3106494B2 (ja) ゲートアレイ半導体集積回路装置
JPH05190817A (ja) 半導体集積回路装置
JPS62177940A (ja) 半導体論理集積回路装置
JPH04280471A (ja) マスタースライス方式の半導体集積回路装置
EP0702849A1 (en) Flexcell gate array
JPS6342419B2 (en])